
R
Small Form-factor Pluggable (SFP) Module Interface
Small Form-factor Pluggable (SFP) Module Interface
The ML555 board has two SFP connectors that support user-installed SFP modules to
support Fibre Channel and Gigabit Ethernet interfaces. The interface is compliant with the
multi-source agreement specification entitled Cooperation Agreement for Small Form-
Factor Pluggable Transceivers. Table 3-7 lists the connector pins and any associated FPGA
connectivity. The ML555 board provides filtered 3.3V power to both SFP modules per the
SFP specification.
Table 3-7:
SFP Connectors
SFP1-J3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Signal (1)
GND
SFP{1/2}_TX_FAULT (4)
SFP{1/2}_TX_DISABLE (5)
IIC_SDA_SFP{1/2}
II2_SCK_SFP{1/2}
SFP{1/2}_TCVR_PRESENT_B (6)
SFP{1/2}_RATE_SEL (7)
SFP{1/2}_LOS (8)
GND
GND
GND
SFP{1/2}_RXN
SFP{1/2}_RXP
GND
SFP_RX_3.3V
SFP_TX_3.3V
GND
SFP{1/2}_TXP
SFP{1/2}_TXN
GND
FPGA Pin (2)
NC (3)
NC
NC
E8
E9
NC
NC
NC
NC
NC
NC
H1
G1
NC
NC
NC
NC
F2
G2
NC
SFP2-J4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
FPGA Pin
NC
NC
NC
F8
F9
NC
NC
NC
NC
NC
NC
J1
K1
NC
NC
NC
NC
L2
K2
NC
Notes:
1. Transceiver port names do not include the “{1/2}” shown in this table. Replace “{1/2}” with “SFP1” or “SFP2” as the prefix or suffix
in the port name. The SFP ports are connected to GTP_DUAL tile X0Y4.
2. The I 2 C interface signals are connected to FPGA bank 20. The reference voltage, V CCO , for this bank is 2.5V.
3. NC = no connect.
4. TX_FAULT input from SFP goes to a board testpoint only.
5. TX_DISABLE has an on-board 4.7 K Ω pull-down resistor. By default, the transceiver is enabled. Some SFP modules require a
stronger pull-down resistor to enable the transmitter. In this situation, resistors R394 and R402 on the ML555 board should be
replaced with a 1 K Ω or lower value resistor to force the transmitter to be enabled.
6. TCVR_PRESENT is not connected to the FPGA.
7. RATE_SEL is pulled up to 3.3V with a 4.7 K Ω resistor. P26 or P29 (pin 1 or 2) is shorted to ground to select a different transmission
rate.
8. Loss of signal from the SFP interface is connected to light emitting diode (LED) D7 for SFP1 and D8 for SFP2.
The ML555 kit does not include SFP modules to plug into the connectors. The user must
provide these.
Virtex-5 FPGA ML555 Development Kit
UG201 (v1.4) March 10, 2008
39